CAS latency
Time delay between data read command and availability of data in a computer's RAM / From Wikipedia, the free encyclopedia
Dear Wikiwand AI, let's keep it short by simply answering these key questions:
Can you list the top facts and stats about CAS latency?
Summarize this article for a 10 year old
SHOW ALL QUESTIONS
Column address strobe latency, also called CAS latency or CL, is the delay in clock cycles between the READ command and the moment data is available.[1][2] In asynchronous DRAM, the interval is specified in nanoseconds (absolute time).[3] In synchronous DRAM, the interval is specified in clock cycles. Because the latency is dependent upon a number of clock ticks instead of absolute time, the actual time for an SDRAM module to respond to a CAS event might vary between uses of the same module if the clock rate differs.
This article possibly contains original research. (July 2019) |